I. INTRODUCTION
A S THE scaling of CMOS technology continues, the threedimensional (3-D) FinFET became a feasible alternative to the traditional single gate devices. The invention of FinFET has enabled the continued advancement of electronics industry and is of immense interest for sub-20 nm applications [1] , [2] . The fin based devices are excellent in suppressing the short channel effects (SCEs) and have superior control over the carriers in the channel [3] - [7] . Henceforth further modifications and continuous researches on Fin based devices have been going on for over a decade. Out of these research efforts, the hybrid FinFETs are of great interest that was initially proposed by Mathew et al. [8] and Zhang et al. [9] as an inverted-T FET. Hybrid FinFETs merge several technologies in a single SOI platform namely three dimensional (3-D) FinFET and two dimensional (2-D) ultra-thin body (UTB) MOSFET as reported by Fahad et al. [10] , [11] . In order to analyze the impact of the high-k spacer technology in the hybrid FinFETs, Pradhan et al. [12] - [14] have quantitatively explored the effect of high-k spacer length on various performance matrix of the hybrid devices. This work presents a systematic analysis on the reliability aspects of the hybrid FinFETs and carefully observed the single event transients (SET) for the considered devices.
It is well-known that the reliability of electronic devices designed for space and atmospheric applications are severely affected by radiations and this effect is continuously increasing due to the continuous shrinkage of devices [15] . In nanoelectronics, the natural radiation is one of the major causes of failure in device reliability [16] , [17] . In order to improve reliability, Silicon-on-insulator (SOI) circuits and devices are widely used in aerospace/military applications due to their high exposure resistance against transient radiation effects such as Single Event Effects (SEE) (or) Single Event Upset (SEU) [18] . Typically, the radiation effects are induced due to the interaction of ionizing particle like heavy ion and protons with the electronic devices [19] - [21] . If such an ionizing particle penetrates the reverse biased junction, depletion region and the bulk silicon of the device, then a plasma track is produced along its path resulting in a generation of electron-hole pairs. During this ion track, depletion layer of the device is distorted in its vicinity and creates a transient current. The distortion of the depletion layer is known as the funneling effectİ which extends the layer along the ion track in such a way that the electrons move towards the junction and holes move to the grounded substrate resulting in a generation of substrate current. The electrons are collected at the drain contact leading to transient current that changes the logic state of the node. If a heavy ion penetrates into an integrated circuit, then it can cause multiple bit upset (MBU) [18] . However, SOI devices are less susceptible to radiation due to the presence of buried oxide (BOX) layer between the silicon film layer and substrate [22] . Hence, the charges generated in the substrate cannot be collected at the junction of the device resulting in less transient current compared to bulk devices. Since hybridFinFETs include SOI structure, it is of great interest to study the effect of natural radiations on these devices for potential space application.
Hence, in continuation to the previous work [12] - [14] , [23] , this work systematically analyzes the reliability aspects of the n-type hybrid Wavy FinFETs. Moreover, the transient performances are evaluated when the devices are subjected to heavy ion irradiation. The current density before and after ion strike is explicitly discussed for the conventional FinFET (D1), Wavy FinFET (D2), and symmetric dual-k spacer (SDS) Wavy FinFET (D3). Further, the parameters like transient current, heavy ion generation, bipolar amplification for all three devices are primary focus of this study. Finally, the transient current is also investigated by varying the ion track radius (defined as the perpendicular distance from the track), and ion characteristic time (t characteristic ) (used in the heavy ion generation modeling to define the temperal variation of the generation rate). Moreover, the primary objective of this work is to analyze the reliability aspects of all the devices when they are subjected to heavy ion irradiation. A comparison is made for the transient characteristics of all the devices under study before and after the ion strike to observe the device sensitivity towards heavy ion irradiation.
The organization of the paper is as follows: Section II describes the architectural differences of all three n-type devices, i.e., conventional, Wavy, and SDS Wavy FinFETs. Section III explains the details of the transient simulations with feasible structures and models available in the device simulator Sentaurus [24] . The static characteristics for all three considered devices are investigated in Section IV. Section IV also compares the impact of ion strike on internal device parameters, and the sensitivity towards heavy ion irradiation of the hybrid FinFETs with that of the conventional FinFETs in terms of transient current, and bipolar amplification. Finally, the concluding observations are well stated in Section V.
II. DEVICE ARCHITECTURE
The 3-D geometries of the devices considered in this work are shown in Fig. 1 . The structural uniqueness for all three devices is clearly shown in Fig. 1(a) , (b), and (c). Also, the proper design guidelines as per the ITRS road-map [16] are shown in Table I . The silicon dioxide (SiO 2 ) equivalent oxide thickness (EOT) of 0.9 nm is considered as the gate oxide thickness and used for all numerical device simulation. The gate length (L g ), and fin width (W Fin ) are 20 nm and 7 nm, respectively for all the devices. The hybrid FinFETs, i.e., D2 and D3 consist of an extra UTB layer of 5 nm with equivalent fin height (H Fin ) of 30 nm to maintain the constant area as of D1. An underlap length of 5 nm is considered from each side of the channel end towards source/drain, which is patterned with low-k/high-k spacer materials. Table I presents the technology and device parameters for all the devices. The SOI FinFETs [6] offer significant control over SCEs and electrostatic parameters with a vertical thin channel and also have lesser fabrication complexity compared to the bulk FinFETs [25] . FinFET and 2-D UTB technologies are combined together to design the advanced hybrid topology, i.e., Wavy FinFETs. It offers many advantages like maximum area efficiency, high packing density, and high drive current as reported in [9] and [11] . The channel is lightly doped to avoid random dopant fluctuation (RDF) effect [1] . The metal gate technology is used to eliminate the poly-Si gate depletion effects [26] . For better comparison among the devices with different architectural configurations, the threshold voltage (V th ) is maintained the same at an approximate value for all devices by carefully tuning the gate metal work function. According to the previously reported data [13] , [27] , the device performance improves significantly with the increase in the high-k spacer length (L hk ). Hence, in this work the L hk : L lk ratio is considered to be fixed at 4:1 for the SDS Wavy FinFET case.
III. SIMULATION PROCEDURE
The 3-D numerical simulations using Sentaurus TCAD [24] from Synopsys Inc. have been systematically carried out for designing the devices. In order to generate accurate simulation results, the device model parameters are calibrated with experimental published data [10] . The default carrier transport model, i.e., drift-diffusion (DD) model along with the mobility model accounts for the doping, transverse field, and velocity saturation dependencies [28] , are activated in the simulations. The current density under DD model can be expressed by the below relation
where p and n are hole and electron concentrations respectively, μ p and μ n are holes and electrons mobility respectively, φ p and φ n are the corresponding quasi Fermi levels. The density gradient based quantization model that determines the quantum confinement effect in UTBs and narrow fins are also considered in the simulation, and the high-k related mobility degradation effects are dealt with the Lombardi high-k model. The inversion layer mobility model Lombardi (constant voltage and temperature, CVT) [29] , along with the Shockley Read Hall (SRH) [30] , [31] and Auger recombination models are included. The silicon bandgap narrowing model that determines the intrinsic carrier concentration is used for device simulations. A set of partial differential equations for the modeled device are solved self-consistently on the discrete mesh in an iterative fashion. All device simulations are performed at room temperature under the appropriate biasing conditions and the reported robust mesh generation procedure is used to generate all the simulation structures. The robustness of the structures against the sensitivity of grid spacings has been verified for accurate device simulations [6] , [32] . The transient and ion strike simulations are performed using the Sentaurus HeavyIon module [24] . A Gaussian shape was considered for the radial ionization of the heavy ions. The heavy ion track parameters and models are used for inducing transient drain current by striking the ion in the sensitive areas of the device. The proposed devices are simulated in the off-state (more sensitive area), i.e., at V GS = 0.0 V and V DS = 0.7 V. The impact of variation in ion track radius and characteristic time on the radiation sensitivity of the devices are also analyzed. Whenever the ion strikes vertically, i.e., from the top of the gate of the devices, the charge is deposited in the vicinity of its track, the deposited charge is then rapidly transported by drift and diffusion mechanisms [33] and collected at the drain contact. The transient drain current due to the collected charge is calculated accurately by integrating the current for the duration of the transient time. The Bipolar amplification, defined as the ratio between the collected and deposited charges, characterizes the sensitivity of the devices [34] .
IV. PERFORMANCE EVALUATION

A. Static Operation
The numerical process and device simulations allow crucial insights on the nature of semiconductor devices that can lead to new perceptions [24] . However, the simulation needs to be properly calibrated before designing any device. Hence, the validity of the simulator has been inspected by comparing the results with previous literature data [10] . From Fig. 2(a) , it is notable that our simulation results are in good agreement with that of Fahad et al. [10] . The simulated steady-state drain current (I D ) in the conventional FinFET (D1), Wavy FinFET (D2), and SDS Wavy FinFET (D3) is compared in Fig. 2(b) . The values of I D in log scale are compared among all three devices at V DS = V DD /2 to observe the static current. The drive current of any device plays an important role in high performance (HP) consumer applications. Hence, it is crucial to evaluate and analyze the values of I D for all the devices under study. Fig. 2(b) shows a clear benefit in the device performance by incorporating the advanced technologies in the conventional one. Fig. 2(b) , clearly, shows that there is steady and systematic rise in I D with technology advancement, i.e., I D is higher for D2 (UTB+Conventional FinFET) than D1 (Conventional FinFET) and it is highest for D3 (highk spacer+UTB+conventional FinFET). This increase in I D is mainly due to the UTB layer (it turns on prior to the fin) and because of the use of larger L hk , which further modulates the carrier concentration in the underlap region.
The transient response in the presence of heavy ion irradiation is presented in the following sub-sections under the biasing conditions at off state, V GS = 0 V and V DS = 0.7 V. 
B. Transient Operation
This section describes the transient response of the devices by heavy ion irradiation and characterization of device sensitivity due to ionizing radiations. The analysis is performed by using a medium Linear Energy Transfer (LET) value of 10 MeV/(mg/cm 2 ) with an ion track radius of 20 nm. A wide range of simulation time is used to investigate both the displacement current and diffusion current [35] for all devices under study at a certain LET value.
In addition, the impact of ion track radius and t characteristic on transient behavior has been investigated.
In this study, the transient drain current is induced due to the disturbance of electron density after the ion strike at the middle of the channel [36] , [37] by an LET of 10 MeV/(mg/cm 2 ) [38] as shown in Fig. 3 . The distortion of depletion region of the P-N junction along the ion track is known as funnel [18] . The collected electrons at the drain contact lead to a transient current which toggles the logic state of the device. This induced current is due to drift and diffusion of carriers created after the formation of funnel. The drift current is due to the electronhole pair generation inside the funnel, which also termed as prompt current component. And, the diffusion current, i.e., delayed current component, is because of the free electrons beneath the funnel. The component of delayed current is much smaller than that of prompt current as observed from Fig. 3 . While comparing among all devices, the hybrid devices predict significantly low transient current tails compared to the conventional FinFETs due to stronger control over the channel. And, the improvement in the transient behavior with regards to time, the D3 is the optimum one. Fig. 4 shows the 3-D profiles of electron density before and after the ion strike. The location of ion strike is exactly at the middle of the channel, i.e., equidistant from the drain and source regions (drain-channel-source is the order of sequence represented in Fig. 4) . For better visualization, the spacers, contacts, gate oxide, and BOX layer are not shown in Fig. 4 . The ion strikes at an LET of 10 MeV/(mg/cm 2 ) on the devices at off-state with V GS = 0 V and V DS = 0.7 V. It is observed from Fig. 4 that the charge density decreases with time for all the devices after ion strike due to the charge transport and carrier recombination mechanisms. It is to be noted that the charge is collected at the drain contact after the ion strike. And, due to the introduction of the UTB layer in D2 and D3 devices, the value of the current density is higher than that for the D1 devices thus improving the carrier transport efficiency for D2 and D3 devices. Fig. 5 shows the 3-D ion track profile in the entire fin and UTB region (hybrid case) for all devices with an ion strike at the middle of channel by LET of 10 MeV/(mg/cm 2 ). An ion strikes the device in a vertical incidence to the gate and its track is not entirely contained in the active area of the device as shown in Fig. 5 . The deposited charges due to ion track are obtained by considering a Gaussian distribution of the ion track at the exact location of the track within the silicon film thickness. A strong ion generation is observed in the UTB layer for hybrid devices that influences the deposited charge and consequently the bipolar amplification for the D2 and D3 devices.
In order to study the effect of heavy ion irradiation on semiconductor devices, the analysis of the t characteristic and ion track radius with the impact of variation of these parameters on the transient behavior of the devices are crucial. Figs. 6, 7, and 8 show the variation of I D for different t characteristic and ion track radius for the devices D1, D2, and D3, respectively. Since the ion strikes at the middle of the channel, all other heavy ion parameters are unchanged. From Figs. 6(a), 7(a), and 8(a) , it is observed that for all devices, the "prompt" current of the At high ion track radius of 70 nm, the drain current peaks are very low indicating a less charge deposition in the channel region compared to source/drain regions. Hence, the collected charge decreases with the increase of ion track radius, which is further favorable for a lower bipolar amplification. After closely observing the transients for all devices, the D3 device is showing the least transient values compared to D1 and D2. For a better comparative analysis, the collected charges are evaluated by calculating the area under the transient current curves for all devices at t characteristic = 0.5 ps and ion track radius = 20 nm, which is tabulated in Table II . By using the SDS Wavy FinFET, we can able to reduce the charge collection by an amount of 52.49% as compared to Conventional FinFET. Finally, to observe the benefits of our proposed hybrid device over the conventional one, the bipolar amplification is examined for all devices. Initially, the collected charges are evaluated by integrating the transient drain current over a time period of 10 −15 to 10 −7 second for a particular ion tarck radius (r = 20nm) and characteristic time (t characteristic = 2 ps) with certain LET value. Further, the collected charge is calculated at every instance of LET values (0.1-to-100 MeV/(mg/cm 2 )). And, the bipolar amplification is computed by taking the ratio between the collected charge and the deposited charge for the duration of transient at each LET instance for bias condition V GS = 0.0 V, and V DS = 0.7 V. Fig. 9 shows the maximum of bipolar amplification for corresponding LET values for all three device architectures. The bipolar amplification is significantly lower for D3 device than D1 and D2. This is because of the lower charge collection for D3. For validation purpose, the simulation results are also matched with the inversion mode (IM)-double gate (DG) FET [39] for the LET values ranging from 10 to 100 MeV/(mg/cm 2 ) and found our results are in agreement with [39] . Though the observation is not so simple due to the difference in structural configurations. The results are compared for validation only.
V. CONCLUSION
This article presents the transient behavior of n-type hybrid devices, i.e., Wavy FinFET (D2) and SDS Wavy FinFET (D3) for the first time. A detailed investigation has been performed to demonstrate the radiation sensitivity of various Fin-based devices by 3-D device simulation with Heavy Ion Irradiation model. Initially, the analysis is performed by striking the ion at the middle of channel with ion track radius and time 20 nm and 2 ps, respectively. The change in 3-D electron density profiles of the devices before and after the ion strike have been systematically investigated and compared with the conventional FinFETs (D1). Also, the transient current, heavy ion generation, and bipolar amplification are systematically examined for all three device architectures. In addition, the transient response of the devices in the off-state (V GS = 0 V and V DS = 0.7 V) has also been characterized by varying ion track time (t characteristic ) and radius.
The simulated data show that the larger t characteristic and the higher ion track radius decreases in the transient I D that reduces the bipolar amplification. A strong ion generation and high current density is observed in the case of D2 and D3 devices compared to D1 due to the extra UTB layer. The D3 devices predict a very low transient I D resulting in an optimum bipolar amplification compared to D1 and D2. Considering the lower bipolar amplification of Wavy and SDS Wavy FinFET, these structures seem to be very promising devices for embedded system dedicated for harsh environments such as the space environment and civil nuclear environment.
